Interconnect-centric Array Architectures for Minimum SRAM Access Time
نویسندگان
چکیده
Physical and generic models that analytically couple the array architecture of CMOS SRAMs with the wire lengths and fan-outs along critical paths to decode and sense data are reported. Verified to be accurate with published SRAMs, these models enable the design of optimal array architectures to minimize total access time by balancing communication distance limited wire delays with fan-out and area limited gate delays.
منابع مشابه
7.2 A Highly Versatile 0.18um CMOS Technology With Dense Embedded SRAM
We report on a 3.3V12.5V compatible, 1.5V high performance dense CMOS SRAM technology utilizing a 2.74 um2 6-T Bitcell. This 0.18pm CMOS process with a nominal 0.13pm gate poly and a 30A gate oxide utilizes aggressive interwell isolation, enhanced self-aligned local interconnect, low-K interlevel dielectric, and scaled copper metalization. In addition, the technology allows for low leakage, hig...
متن کاملCircuits and Architecture Evaluation for Field Programmable Gate Array with Configurable Supply Voltage
Field Programmable Gate Arrays (FPGAs) with supply voltage (Vdd) programmability have been proposed recently to reduce FPGA power, where the Vdd-level can be customized for FPGA circuit elements and unused circuit elements can be power-gated. In this paper, we first design novel Vddprogrammable and Vdd-gateable interconnect switches with minimal number of configuration SRAM cells. We then evalu...
متن کاملIs Storage Hierarchy Dead? Co-located Compute-Storage NVRAM-based Architectures for Data-Centric Workloads
Is Storage Hierarchy Dead? Co-located Compute-Storage NVRAM-based Architectures for Data-Centric Workloads David Roberts, Jichuan Chang, Parthasarathy Ranganathan, Trevor N. Mudge HP Laboratories HPL-2010-119 The increasing gap between the speed of the processor and the time to access the data in the disk has historically been offset with deeper and larger memory hierarchies with multiple lev...
متن کاملA Secure Dynamically Programmable Gate Array Based on Ferroelectric Memory
The field programmable gate array (FPGA) market is expanding because FPGAs enable faster development times and lower development costs than mask programmable gate arrays (MPGAs).1) However, the conventional SRAM-based FPGA requires offchip, non-volatile PROMs to store configuration data, which increases the total device cost and the board area. To provide a low-cost solution for field programma...
متن کاملLow Power Consuming 1 KB (32 × 32) Memory Array Using Compact 7T SRAM Cell
Rapid increase in technology is showing a great perception in assessing the complexity of design that can be integrated on a single chip dramatically. Minimum feature sizes, low power consumption, minimum cost and high performance have become the key characteristics of any electronic component. All these factors have plunged the designers into the sub micron space which brings the leakage param...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2001